VHDL entity creation
Entity name:			Architecture name:
Number of generics:
Number of ports:
Number of signals: